To solve the problem that the BIT system of avionics system is insufficient in testing and isolating power and occupies too many resources, this paper proposes a new distributed hierarchical structure-BIT (Built In Test) 
Introduction
With the development and widespread use in avionics system of computer and electronic technique, the avionics system has substantially improved its performance while greatly increasing the complexity of the system to make the testability and maintainability of the system more difficult. BIT technology is a successful and effective way to improve the testability and maintainability of the electronic system in recent thirty years. It refers to the automatic test capability provided by the system or equipment itself for fault detection, isolation and diagnosis and is the key technology in the design of complex system or subsystem, condition monitoring, fault diagnosis and maintenance decision, etc [1] [2] [3] [4] [5] . Research shows that using BIT technology in complex avionics system can improve the diagnostic capability of the system, reduce at least half of the maintenance time and cut the total cost of the equipment [6] .
The existing BIT design of avionics system is mostly non-standardized and normalized, considered separately by designers, lacks the unified control of BIT and general management of information and fails to make effective use of BIT capability to interact with ground testing equipments. The quality of the performance depends on the experience, level and attention of designers. The testing design of the avionics equipment is uneven in quality and has problems in credibility and consistency. The testability indexes of some equipment actually fail to meet design requirements and produce harmful effect on later use, maintenance and security.
Based on the traditional boundary scan, module testing and MTM technology, this paper puts forward a method of design for testability of distributed hierarchical structure for avionics equipments. It only uses a piece of SoC chip and realizes airborne BIT design in a simple way. This program is characterized by high speed, small volume, low cost and high reliability as a kind of structured, intelligent, convenient and easy BIT design method.
The boundary scan mechanism of IEEE 1149.1 offers a set of complete and standardized method of design for testability, representing a breakthrough in testing technology. However, the boundary scan technology is mainly applied to the test of single board. When single boards form subsystems and subsystems form systems, hierarchical bus is needed to keep accessing the boundary scan link of each single board. Conducting boundary scan for the bus only with expanded IEEE 1149.1 not only can hardly enhance the testing efficiency, but the fault diagnosis has become increasingly difficult, which is difficult to meet the requirements for testing system.
The MTM-bus proposed by IEEE 1149.5 standard is a kind of more specified backplane testing and maintenance bus. Using both IEEE 1149.1 bus and IEEE 1149.5 bus in avionics system to improve the system testing capability will be common as the basis for realizing hierarchical test structure. This structure adopts multistage test and maintenance bus to build a hierarchical test structure of chip-boardsubsystem-system. Figure 1 shows the structure of traditional avionics BIT system, which uses application-specific integrated circuit or FPGA to realize the functions of MTM and JTAG and uses other chips like A/D, FLASH, CPU to complete onboard BIT circuit. But the modern avionics system based on IMA puts forward higher requirements for BIT design [7, 8] ： a) Safety: The reliability of BIT circuit should be at least one order of magnitude higher than the tested circuit. The fault in BIT circuit has no influence on the function of system and equipment; b) High efficiency: The weight, volume and power consumption of the BIT circuit and device should not be beyond the limit of design requirements. The incurred increment of hardware of electronic system design should not exceed 10% of the circuit of electronic system. On the premise of meeting design requirements, the design cost of BIT should be lowest; c) Completeness: BIT has to carry out not only fault detection, but also fault diagnosis; the new generation of planes will have to use PHM technology, which makes it necessary for BIT to deal with the monitor signal and data.
In traditional BIT program, BIT occupies too many onboard resources (over 10%); BIT circuit and functional circuit are mixed in FPGA and can influence each other; CPU and A/D are needed to process the monitor signal and data, which complicates the implementation. So the traditional BIT program can not meet the design requirements of modern avionics BIT. This paper only uses a piece of SoC chip to establish an airborne BIT system of distributed hierarchical structure with unified standards to meet the design requirements of BIT of modern avionics, which is shown in Figure 2 . JTAG main controller is designed with software to implement boundary scan technology, build detection bus in the system to replace MTM bus, control and manage built-in BITE of the slave module through management module, and exchange BIT data and control message through detection bus in the system. In addition, this system can use FLASH in SoC to store the fault message in the process of detection, and the ground test equipment (GTE) can transfer data through communication interface in off-line state and directly read the fault log stored during a flight to help realize rapid field maintenance. 
Three-level Hierarchical Structure
In the design of avionics system, BIT of LRU is divided into three levels, namely LRU-level BIT, module-level BIT and device-level BIT. Only by combining the three levels of BIT can the detection and isolation of LRM fault be implemented effectively. Based on distributed hierarchical structure, this paper comes up with a kind of practical BIT design for avionic device, which is shown in Figure 3 The master module and slave module exchange BIT control message and data through built-in detection bus to build "BIT system" independent of the task function of the device and provide fault message for LRU-level BIT; (3) LRU-level BIT: Finish the overall processing of BIT message of the whole system. The main purpose is to grasp the role and effect of BIT in an overall way and reduce the false-alarm probability of BIT to support the PHM of avionics system. 
Key Technology
This paper puts forward a kind of design technology for BIT of distributed hierarchical structure and verifies this method of design for testability, which is implemented with embedded SoC. SoC is programmable system-level chip. It integrates nearly all analog and digital I/O capabilities and other functional units needed to build a small data acquisition or control system and can effectively implement signal detection, JTAG boundary scan and fault diagnosis. Moreover, avionic built-in detection bus is built to replace the function of MTM bus and a three-level BIT system of device, module and LRU is established. In BIT design, the main considerations are: 1)signal detection and processing; 2) boundary scan; 3)detection bus; 4) BIT control and management; 5) capability to interact with ATE.
Signal Detection and Processing
Each module in the system contains BITE, which independently runs its own BIT program and conducts real-time detection for the operation of the module it is in. The BITE circuit of module based on SoC can effectively realize the above requirements. Using the SoC's capability for signal and data acquisition, the test points in the functional circuit of various modules can be detected in different ways by SoC after being classified.
(1) Status signal: It is the logic level from the test point reflecting the working condition of module, including reset signal, failure signal, watchdog signal, control level signal, etc.
(2) Analog signal: It is the test point where voltage from the module can continue to change, including device power supply, voltage reference, analog input and output, etc.
(3) Clock and frequency signal: It includes time base signal, such as system clock, communication bus clock, and some quasi-periodic signals, such as fetch signal, address latch signal, watchdog reset signal, etc.
(4) Pulse signal: The movement of digital circuit is usually finished through pulse signal, which includes status step, chip selection signal, read-write signal, bus control signal, etc.
(5) Bus data: There is computer module or microprocessor in many avionic devices. The bus data transmission has become an important part of BIT detection.
Boundary Scan
The boundary scan technology can be used to check the interconnection between the internal functional circuit of VLSI and chip [9, 10] . This paper implements TAP controller with embedded software, conducts JTAG scan and convinently realizes chip-level fault detection and report. In the design of state machine of TAP controller, the skip state of which is based on TMS and TCK signal. The value (1 or 0) of sampling TMS on the rising edge of TCK is correspondant to the state transition condition marked beside each state.
Detection Bus
MTM bus technology, namely IEEEll49.5 standard, is launched specifically for the requirements of the subsystem and design for testability of the system. But the MTM bus itself is only an information channel and its design specifications are relatively complex. This paper uses SoC embedded technolgy to build built-in detection bus, realizes the corresponding function of MTM bus, integrates the realtime monitoring, fault detection, fault report and fault repairing of the state into a whole and forms unified BIT capability inside the electronic equipment.
The built-in detection bus makes use of the universal serial bus （UART and I2C）set on mother board, composed of data signal wire MMD of master module, data signal wire MMD of slave module, module fault report signal wire MFR and module clock signal wire MCLK.
MMD: Send address, command and data from master module to slave module; MSD: Send data from master module to slave module; MFR: It is used for the slave module with major fault to report its state and fault condition to the master module in real time;
MCLK: It is the clock signal wire sent from slave module to synchronize with the data transfer on MFR signal wire
BIT Control and Management
According to the practical needs of BIT design and the establishment of BIT system of each module, this paper defines the six following BIT control commands to implement the function of BIT system of the equipment.
(1) Status read command: It is used to read the content in status register, bus error register of the slave module. The status register of the slave module stores the basic status of the slave module while bus error register marks specific bus error.
(2) Even read command: It reads the content in the event register of the slave module. The event register is defined seperately by each slave module.
(3) Fault report shield command: It stops the slave module that has reported fault to master module from MFR signal wire from continuing to report fault.
(4) Fault report run command: It recovers the capability to report fault to master module through MFR signal wire of slave module that has been shielded by fault report shield command.
(5) Fault report read command: After the flight is over, the master control or circumscribed ground test equipment can send this command to the master module to read the fault message stored in the equipment during the flight.
(6) Data return test command: It is used to carry out wrap-arround test for bus interconnection. After receiving this message, the slave module should do nothing about the command words of the message and return all data words of the message successively as they are.
Capability to Interact with ATE
The design of BITE of the master module also contains interfaces to communicate with ground test equipment (ATE), which are used to transmit the fault message of this device detected out and recorded by BIT during the operation in the state of ground test. The FLASH memory in SoC chip can be used for nonvolatile data storage apart from storing program code. BITE of master module stores the detected fault message of each module of the device in operation into nonvolatile data memory through writing FLASH command to check the fault message of this device in off-line state through external communication interface and repair in a rapid way.
Design and Implementation of BIT System

Hardware Architecture of BIT System
The BIT system of avionic device in this paper consists of a master module and two slave modules. BIT system adopts master-slave distributed hierarchical architecture, the composition of which is shown in Figure 4 . BITE of each module monitors the running state of each module. The master module controls and manages the operation of built-in BIT, iterates through the working condition of each slave module and records faults reported by BIT of each module in real time; detection bus is set on the mother board as an independent data channel of transmitting BIT command and message. There is external communication interface on the master module for the ground equipment to read BIT result and the use of fault record. System implementation uses C8051F020 of Silicon Labs Company, which integrates multichannel ADC subsystem, voltage output DAC, SMBus/I2C bus interface, general digital I/O port, FLASH program memory and kernel of high-speed microcontroller compatible with 8051. As this SoC has strong capability in data acquisition and processing, designing BITE with it is equivalent to setting embedded ATE on the module. It is characterized by small volume, powerful performance, low cost, low power consumption and high reliability.
Software Implementation
The software design uses C language and is developed with Silicon Laboratories IDE 2.61 tool in the environment of Windows XP. The program of each module stays separately in the FLASH of SoC chip. BIT of the slave module includes power on BIT and periodic BIT [11] . Power on BIT is used for each module to automatically conduct power on self test after starting up while periodic BIT for detection of device in normal operation. The master module periodically inspects the BIT condition of the slave module and the slave module also can offer to send fault report to the master module. Apart from the above two kinds of self test, the master module also has methods for ground test and can read fault record stored in nonvolatile memory through serial communication port and check the state of the whole machine and modules.
MMD and MSD, detection bus, are implemented through TX port and RX port of asynchronous transmission UART port in SoC, and the master module and multiple slave modules conduct multimachine communication through detection bus MMD and MSD. When master module sends inspection command to slave modules, it first sends an address for selecting the target to choose the module to be inspected; after receiving the address, the slave module checks if it is its own address, and then returns the address if it is its own, otherwise exits to interrupt the communication. After receiving the returned address, the master module sends status read command and data read command if the address is correct. The slave module sends the related register data to the master module and the master module receives and stores the data to judge the running condition of the slave module. The software flow of module inspection is shown in Figure 5 . 
Experimental Result
BIT design is conducted for avionic device with method mentioned in this paper. The BIT result of module M3 is shown in Figure 6 . BITE of this module detects reset signal, status flag, supply voltage, clock signal, pulse signal, EPROM, bus signal, RAM data and serial communication data. The results of detection are: the two negative pulses have no signal, EPLD breaks down, interrupt signal malfunctions, while other signals work normally. It can be seen that the design of BIT module is right and can meet functional requirements. (1) It monitors various analog/digital test point signals on PCB in real time through the signal and data acquisition capability of SoC, enhances the module-level BITE to the level of embedded ATE and greatly improves the capability for fault detection;
(2) It uses SoC's serial communication capacity to realize back board serial detection bus and builds BIT system of hierarchical structure in master-slave mode with simple control commands; (3) It stores fault record with SoC's FLASH. In off-line state, external equipments can directly read fault condition recorded during a flight through the serial communication port, really helping field maintenance; (4) Low in cost and high in cost performance, SoC device can be used to design system of small volume, low power consumption, high reliability, high performance and low cost. Table 1 shows the result of comparison between BIT design method in this paper and traditional BIT program. It can be seen that the program in this paper has advantages in completeness, safety, resource occupancy rate and cost, etc. 
Conclusion
To solve the problems in the existing design for testability of avionic device, this paper puts forward a method for BIT design of distributed hierarchical structure and builds the design architecture for testability appropriate for avionics system, which can unify and standardize the BIT design of avionics system. The method in this paper is applied to an avionic device, simplifies the complexity of design, greatly improves the BIT capability of the system, deserves popularization and application, and lays a good foundation for further research of testability technology of synthetic avionics system.
